



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/815,904	03/31/2004	Eric F. Vannerson	42P19126	9294
8791 7590 04/29/2008 BLAKELY SOKOLOFF TAYLOR & ZAFMAN 1279 OAKMEAD PARKWAY SUNNYVALE, CA 94085-4040				
EXAMINER				
HUISMAN, DAVID J				
ART UNIT		PAPER NUMBER		
2183				
MAIL DATE		DELIVERY MODE		
04/29/2008		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

Application No.

10/815,904

Applicant(s)

VANNERSON ET AL.

Examiner

DAVID J. HUISMAN

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 14 February 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1, 2, 5-8, 18, 19, 21-26, 28 and 29 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1, 2, 5-8, 18, 19, 21-26, 28 and 29 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 February 2008 & 13 August 2007 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

### **DETAILED ACTION**

1. Claims 1-2, 5-8, 18-19, 21-26, and 28-29 have been examined.

#### ***Papers Submitted***

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: RCE, Amendment, and Extension of Time as received on 2/14/2008.

#### ***Specification***

3. The amended title of the invention, submitted by applicant on February 14, 2008, is still not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. It is suggested that applicant incorporate, into the title, the attaching of a breakpoint bit to each instruction.
4. The abstract of the disclosure does not commence on a separate sheet in accordance with 37 CFR 1.52(b)(4). A new abstract of the disclosure is required and must be presented on a separate sheet, apart from any other text.
5. According to amended claim 1, the three debug register bit fields are part of the processor control status register. As previously discussed, these fields are not added or attached to the control status register. Hence, applicant is requested to locate all portions of the disclosure which discuss adding/attaching these fields and changing the language appropriately.

#### ***Drawings***

6. The drawings are objected to because of the following minor informalities:

- In Fig.6, the rightmost field is labeled as the ISP control status register. However, applicant has now made it clear (from claim 1, for instance) that the three fields (RUN, SS, and Dbg) are part of the control status register. Hence, the entire component of Fig.6 should be labeled as the "ISP Control Status Register" instead of just a portion of the component being labeled as such.
- In Fig.8A, the examiner has noted that the arrow from step 855 to step 860 has been deleted from the original drawings. It is not clear if this is desired by applicant or if it was left out in error. Please confirm or correct.
- In the left part of Fig.8B, applicant states "LDTI into debug instruction register". However, it is not clear what this means since LDTI involves loading contents of a register into instruction RAM, according to page 6, paragraph [0028]. What does LDTI into the register mean? Should it instead say "LDTI From Debug Instruction Register"?

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an

application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### ***Claim Objections***

7. Claim 1 is objected to because of the following informalities:
    - In line 7, replace "processor" with --processors--.
    - In line 12, replace "comprise" with --comprising--.
    - In the 2<sup>nd</sup> to last line, replace "instruction (LDTI)" with --(LDTI) instruction--.
  8. Claim 7 is objected to because of the following informalities: In line 2, insert --in-- after "register".
  9. Claim 18 is objected to because of the following informalities:
    - In line 10, replace "comprise" with --comprising--.
    - In the 2<sup>nd</sup> to last line, replace "instruction (LDTI)" with --(LDTI) instruction--.
  10. Claim 24 is objected to because of the following informalities:
    - In line 7, replace "comprise" with --comprising--.
    - In the 4<sup>th</sup> to last line, replace "instruction (LDTI)" with --(LDTI) instruction--.
- Appropriate correction is required.

### ***Claim Rejections - 35 USC § 112***

11. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

12. Claims 1-2, 5-8, 18-19, 21-26, and 28-29 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
13. Claims 1, 18, and 24 recite the limitation "the particular instruction". There is insufficient antecedent basis for this limitation in the claim. For purposes of examination, this will be interpreted as "a particular instruction".
14. Claim 24 further recites the limitation "the apparatus" in line 4. There is insufficient antecedent basis for this limitation in the method claim. For purposes of examination, the language "of the apparatus" will be removed from the claim.
15. Claims 2, 5-8, 19, 21-23, 25-26, and 28-29 are rejected under 35 U.S.C 112, 2<sup>nd</sup> paragraph, for being indefinite, because they are dependent, either directly or indirectly, on an indefinite claim.

***Claim Rejections - 35 USC § 103***

16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

17. Claims 1-2, 5-8, 18-19, 21-26, and 28-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Glew et al., U.S. Patent No. 5,694,589 (herein referred to as Glew), in view of

IBM Technical Disclosure Bulletin NN8907370 (as previously cited and herein referred to as IBM), and further in view of Deng et al., U.S. Patent No. 6,951,416 (herein referred to as Deng).

18. Referring to claim 1, Glew has taught an apparatus comprising:

a) a memory. See Fig.1, component 17.

b) a plurality of processors coupled to the memory. See Fig.1, Fig.3, and Fig.4. Note that a superscalar processor includes N processing elements to execute up to N instructions in parallel (this is the inherent nature of a superscalar system). Hence, the N processing elements are the plurality of processors, as they each process data.

c) Glew has not taught a controller coupled to the memory and the plurality of processors, the controller to execute a debug process that attaches at least one breakpoint bit field directly to one or more instructions of the plurality of processors, the breakpoint bit field to enable a user of the apparatus to set a breakpoint based on an address of the particular instruction without having to perform an address comparison. However, IBM has taught such a concept. See Fig.2 and the disclosure. Essentially, IBM allows a user to attach a breakpoint bit to each instruction without performing address comparison, thereby saving hardware, delay, and power associated with the comparison circuitry. One of ordinary skill in the art would have recognized that the controller of Glew (Fig.3, component 200, and column 6, lines 24-38) would be replaceable by the controller of IBM without “breaking” Glew because both Glew and IBM teach generating single breakpoint bits and attaching each bit to an instruction. In Glew, when the instructions are to be decoded and executed, all that is looked for is an instruction having a breakpoint bit. It doesn’t matter whether that extra bit was attached in the manner specified by Glew or in the manner specified by IBM. Therefore, in order to maintain a system capable of debugging a system with

multiple processors while reducing hardware, delay, and power consumption associated with Glew's address comparison circuitry, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the controller executes a debug process that attaches at least one breakpoint bit field directly to one or more instructions of the plurality of processors, the breakpoint bit field to enable a user of the apparatus to set a breakpoint based on an address of the particular instruction without having to perform an address comparison.

d) Glew has further not taught that the debug process manipulates at least three debug register bit fields of at least one processor control status register, the at least three register bit fields comprising a run field, a single step field and a debug enable field. However, Deng has taught such a concept. See Fig. 16 of Deng and note field 208, which is a debug enable field, field 206, which is a single-step field, and field 202 (BE1, BE2, BE3, or BE4), which is a run field. These bits allow for increased functionality and flexibility in debugging. For instance, the enable/disable field allows debugging to be turned on and off, the single-step field allows a break after each instruction, which allows a user to view the effects of each instruction on the system, and the run field allows breakpoints to be enabled/disabled for specific addresses. So, even though an instruction should break because it corresponds to an address, the user may decide skip that break and allow the processor to continue running for whatever reason. As a result, in order to increase flexibility and functionality, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the debug processor manipulates at least three debug register bit fields of at least one processor control status register, the at least three register bit fields comprising a run field, a single step field and a debug enable field.



c) Glew has further not taught that the debug process accesses an internal status of one or more of the plurality of processors by utilizing at least one of a load to instruction RAM (LDTI) instruction and a load from instruction RAM (LDFI) instruction. However, the examiner asserts that it is well known in the art to load values into registers during debugging (using an "LDFI" instruction) so the user can see how the system reacts to certain data. The user can then monitor the reactions and responses by the system to diagnose any potential problems with the code. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the debug process accesses an internal status of one or more of the plurality of processors by utilizing a load from instruction RAM (LDFI) instruction (the memory being memory 17 of Fig.1, which is known in the art to hold both instructions and data).

19. Referring to claim 2, Glew in view of IBM and further in view of Deng has taught the apparatus of claim 1, wherein said at least one breakpoint bit field allows a breakpoint to be one of set and not set for each of said one or more instructions. See IBM.

20. Referring to claim 5, Glew in view of IBM and further in view of Deng has taught the apparatus of claim 1, wherein said single step field allows a set of instructions to each be single-stepped through one cycle at a time. See Fig.16, field 206, and column 5, lines 29-33, of Deng.

21. Referring to claim 6, Glew in view of IBM and further in view of Deng has taught the apparatus of claim 1, wherein said debug enable field one of enables and disables a debug mode. See Fig.16, field 208, of Deng.

22. Referring to claim 7, Glew in view of IBM and further in view of Deng has taught an apparatus as described in claim 1. Glew has not explicitly taught that the LDTI instruction loads content of a register in a processor of the plurality of processors into an instruction memory

coupled to the processor via a bus. However, the examiner asserts that it is well known that store instructions are used in debugging to obtain register content and store it (or load it) into a memory so that they can be monitored by the user. The monitoring will allow the user to determine whether any bugs exist within the code based on whether the data obtained and stored (or loaded) into the memory is expected data. As a result, in order to assist in debugging, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew to include an LDTI instruction, wherein the LDTI instruction loads content of a register in a processor of the plurality of processors into an instruction memory coupled to the processor via a bus, the memory being component 17 in Fig.1 (which is known in the art to contain both instructions and data).

23. Referring to claim 8, Glew in view of IBM and further in view of Deng has taught an apparatus as described in claim 7, wherein the LDFI instruction loads the content of the instruction memory into the register coupled to the processor. See the rejection of claim 1(e).

24. Referring to claim 18, Glew has taught an apparatus comprising a machine-readable medium containing instructions which, when executed by a machine, cause the machine to perform operations comprising:

a) adding at least one breakpoint bit field directly to each of a plurality of instructions to execute on a plurality of processors. See Fig.3, at least component 200, Fig.4, and column 6, lines 24-38. Also, see Fig.1, Fig.3, and Fig.4. Note that a superscalar processor includes N processing elements to execute up to N instructions in parallel (this is the inherent nature of a superscalar system). Hence, the N processing elements are the plurality of processors, as they each process data.

b) Glew has not taught that the breakpoint bit field enables a user of the apparatus to set a breakpoint based on an address of the particular instruction without having to perform an address comparison. However, IBM has taught such a concept. See Fig.2 and the disclosure.

Essentially, IBM allows a user to attach a breakpoint bit to each instruction without performing address comparison, thereby saving hardware, delay, and power associated with the comparison circuitry. One of ordinary skill in the art would have recognized that the controller of Glew (Fig.3, component 200, and column 6, lines 24-38) would be replaceable by the controller of IBM without “breaking” Glew because both Glew and IBM teach generating single breakpoint bits and attaching each bit to an instruction. In Glew, when the instructions are to be decoded and executed, all that is looked for is an instruction having a breakpoint bit. It doesn’t matter whether that extra bit was attached in the manner specified by Glew or in the manner specified by IBM. Therefore, in order to maintain a system capable of debugging a system with multiple processors while reducing hardware, delay, and power consumption associated with Glew’s address comparison circuitry, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the controller executes a debug process that attaches at least one breakpoint bit field directly to one or more instructions of the plurality of processors, the breakpoint bit field to enable a user of the apparatus to set a breakpoint based on an address of the particular instruction without having to perform an address comparison.

c) Glew has further not taught manipulating at least three debug register bit fields of at least one processor control status register, the at least three register bit fields comprising a run field, a single step field and a debug enable field. However, Deng has taught such a concept. See Fig.16 of Deng and note field 208, which is a debug enable field, field 206, which is a single-step field,

and field 202 (BE1, BE2, BE3, or BE4), which is a run field. These bits allow for increased functionality and flexibility in debugging. For instance, the enable/disable field allows debugging to be turned on and off, the single-step field allows a break after each instruction, which allows a user to view the effects of each instruction on the system, and the run field allows breakpoints to be enabled/disabled for specific addresses. So, even though an instruction should break because it corresponds to an address, the user may decide skip that break and allow the processor to continue running for whatever reason. As a result, in order to increase flexibility and functionality, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the debug processor manipulates at least three debug register bit fields of at least one processor control status register, the at least three register bit fields comprising a run field, a single step field and a debug enable field.

d) Glew has further not taught accessing an internal status of one or more of the plurality of processors by utilizing at least one of a load to instruction RAM (LDTI) instruction and a load from instruction RAM (LDFI) instruction. However, the examiner asserts that it is well known in the art to load values into registers during debugging (using an "LDFI" instruction) so the user can see how the system reacts to certain data. The user can then monitor the reactions and responses by the system to diagnose any potential problems with the code. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the debug process accesses an internal status of one or more of the plurality of processors by utilizing a load from instruction RAM (LDFI) instruction (the memory being memory 17 of Fig.1, which is known in the art to hold both instructions and data).

25. Referring to claim 19, Glew in view of IBM and further in view of Deng has taught the apparatus of claim 18, further containing instructions which, when executed by a machine, cause the machine to perform operations including: determining a state of said breakpoint bit, and setting a breakpoint for an instruction if it is determined that said state of said at least one breakpoint bit field is set. See IBM and Glew, column 6, lines 24-38.

26. Referring to claim 21, Glew in view of IBM and further in view of Deng has taught the apparatus of claim 19, further containing instructions which, when executed by a machine, cause the machine to perform operations including: determining a state of a run field bit, and running a set of instructions if said state of said run field bit is set, and stopping a set of instructions if said state of said run field bit is not set. See Deng, Fig.16, and note that if any first field of four-bit field 202 is enabled, then a set of instructions is stopped when the address associated with the first field. The instructions stopped are the instruction associated with the address and all subsequent instructions. If the first field is disabled, then the set of instructions will run because the address associated with the first field does not result in a breakpoint.

27. Referring to claim 22, Glew in view of IBM and further in view of Deng has taught the apparatus of claim 21, further containing instructions which, when executed by a machine, cause the machine to perform operations including: determining a state of a single step bit, single-stepping through a set of instructions for a cycle if said state of said single-step bit is set. See Fig.16, field 206, and column 5, lines 29-33, of Deng.

28. Referring to claim 23, Glew in view of IBM and further in view of Deng has taught an apparatus as described in claim 18.

a) Glew, as modified, has further taught that the LDFI instruction loads content of said instruction memory into the at least one register. See the rejection of claim 18(d).

b) Glew has not taught that the LDTI instruction loads content of at least one register into an instruction memory. However, the examiner asserts that it is well known that store instructions are used in debugging to obtain register content and store it (or load it) into a memory so that they can be monitored by the user. The monitoring will allow the user to determine whether any bugs exist within the code based on whether the data obtained and stored (or loaded) into the memory is expected data. As a result, in order to assist in debugging, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew to include an LDTI instruction, wherein the LDTI instruction loads content of a register in a processor of the plurality of processors into an instruction memory coupled to the processor via a bus, the memory being component 17 in Fig.1 (which is known in the art to contain both instructions and data).

29. Referring to claim 24, Glew has taught a method comprising:

a) adding at least one breakpoint bit field directly to each of a plurality of instructions to execute on a plurality of processors. See Fig.3, at least component 200, Fig.4, and column 6, lines 24-38. Also, see Fig.1, Fig.3, and Fig.4. Note that a superscalar processor includes N processing elements to execute up to N instructions in parallel (this is the inherent nature of a superscalar system). Hence, the N processing elements are the plurality of processors, as they each process data.

b) Glew has not taught that the breakpoint bit field enables a user to set a breakpoint based on an address of the particular instruction without having to perform an address comparison.

However, IBM has taught such a concept. See Fig.2 and the disclosure. Essentially, IBM allows a user to attach a breakpoint bit to each instruction without performing address comparison, thereby saving hardware, delay, and power associated with the comparison circuitry. One of ordinary skill in the art would have recognized that the controller of Glew (Fig.3, component 200, and column 6, lines 24-38) would be replaceable by the controller of IBM without “breaking” Glew because both Glew and IBM teach generating single breakpoint bits and attaching each bit to an instruction. In Glew, when the instructions are to be decoded and executed, all that is looked for is an instruction having a breakpoint bit. It doesn’t matter whether that extra bit was attached in the manner specified by Glew or in the manner specified by IBM. Therefore, in order to maintain a system capable of debugging a system with multiple processors while reducing hardware, delay, and power consumption associated with Glew’s address comparison circuitry, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the controller executes a debug process that attaches at least one breakpoint bit field directly to one or more instructions of the plurality of processors, the breakpoint bit field to enable a user of the apparatus to set a breakpoint based on an address of the particular instruction without having to perform an address comparison.

c) Glew has further not taught manipulating at least three debug register bit fields of at least one processor control status register, the at least three register bit fields comprising a run field, a single step field and a debug enable field. However, Deng has taught such a concept. See Fig.16 of Deng and note field 208, which is a debug enable field, field 206, which is a single-step field, and field 202 (BE1, BE2, BE3, or BE4), which is a run field. These bits allow for increased functionality and flexibility in debugging. For instance, the enable/disable field allows

debugging to be turned on and off, the single-step field allows a break after each instruction, which allows a user to view the effects of each instruction on the system, and the run field allows breakpoints to be enabled/disabled for specific addresses. So, even though an instruction should break because it corresponds to an address, the user may decide skip that break and allow the processor to continue running for whatever reason. As a result, in order to increase flexibility and functionality, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the debug processor manipulates at least three debug register bit fields of at least one processor control status register, the at least three register bit fields comprising a run field, a single step field and a debug enable field.

d) Glew has further not taught accessing an internal status of one or more of the plurality of processors by utilizing at least one of a load to instruction RAM (LDTI) instruction and a load from instruction RAM (LDFI) instruction. However, the examiner asserts that it is well known in the art to load values into registers during debugging (using an “LDFI” instruction) so the user can see how the system reacts to certain data. The user can then monitor the reactions and responses by the system to diagnose any potential problems with the code. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew such that the debug process accesses an internal status of one or more of the plurality of processors by utilizing a load from instruction RAM (LDFI) instruction (the memory being memory 17 of Fig.1, which is known in the art to hold both instructions and data).

e) Glew in view of IBM and further in view of Deng have taught that at least one breakpoint bit field is an additional field directly added to each processor instruction. See IBM (the disclosure and Fig.2) and Glew, column 6, lines 24-38.



30. Referring to claim 25, Glew in view of IBM and further in view of Deng has taught the method of claim 24, further comprising determining a state of a breakpoint bit, and setting a breakpoint for an instruction if it is determined that said state of said breakpoint bit is set. See IBM and Glew, column 6, lines 24-38.

31. Referring to claim 26, Glew in view of IBM and further in view of Deng has taught the method of claim 24, further comprising running a debug process on a host device, and entering debug commands through a graphical user interface. See Deng, column 1, line 50, to column 2, line 9. Note that if a user is stepping through a program, then that user must enter a step command.

32. Referring to claim 28, Glew in view of IBM and further in view of Deng has taught the method of claim 24, further comprising: determining a state of a single-step bit, entering commands for single-stepping through a set of instructions for a cycle if said state of said single-step bit is set. See Fig.16, field 206, and column 5, lines 29-33, of Deng.

33. Referring to claim 29, Glew in view of IBM and further in view of Deng has taught a method as described in claim 24.

a) Glew, as modified, has further taught that the LDFI instruction loads content of said instruction memory into the at least one register. See the rejection of claim 24(d).

b) Glew has not taught that the LDTI instruction loads content of at least one register into an instruction memory. However, the examiner asserts that it is well known that store instructions are used in debugging to obtain register content and store it (or load it) into a memory so that they can be monitored by the user. The monitoring will allow the user to determine whether any bugs exist within the code based on whether the data obtained and stored (or loaded) into the

memory is expected data. As a result, in order to assist in debugging, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Glew to include an LDTI instruction, wherein the LDTI instruction loads content of a register in a processor of the plurality of processors into an instruction memory coupled to the processor via a bus, the memory being component 17 in Fig.1 (which is known in the art to contain both instructions and data).

### *Conclusion*

34. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).

Booker et al., U.S. Patent Application Publication No. US 2005/0050524 A1, has taught a debugger which takes an instruction and reproduces the instruction with a breakpoint flag appended to it.

Chen, U.S. Patent Application Publication No. US 2005/0114638 A1, has taught a debugger which sets a breakpoint halt bit in each instruction.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DAVID J. HUISMAN whose telephone number is (571)272-4168. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/David J. Huisman/  
Primary Examiner, Art Unit 2183  
April 16, 2008